Discrete-time queueing models with feedback for input-buffered ATM switches
From MaRDI portal
Recommendations
- scientific article; zbMATH DE number 510836
- A queueing model for optimal control of partial buffer sharing in ATM
- A discrete time queueing model to study the cell delay variation in an ATM network
- Queueing models and statistical analysis for ATM based networks
- Models of network access using feedback fluid queues
- Queuing analysis of shared-buffer ATM switches with grouped output channels
- A queueing model for error control of partial buffer sharing in ATM
- scientific article; zbMATH DE number 19784
Cited in
(10)- A queueing model for error control of partial buffer sharing in ATM
- Exploring the queueing behaviour of ATM switches
- A discrete time queueing model to study the cell delay variation in an ATM network
- Performance evaluation of an M/1-stage in an ATM switching element
- scientific article; zbMATH DE number 1292978 (Why is no real title available?)
- Storage requirements in ATM switching elements with correlated arrivals and independent uniform routing
- A Simulation Methodology to Study Input Buffering in ATM Switches
- DISCRETE TIME MULTI-CLASS FEEDBACK QUEUE WITH VACATIONS AND CLOSE TIME UNDER RANDOM ORDER OF SERVICE DISCIPLINE
- Performance evaluation of multiple input-queued ATM switches with PIM scheduling under bursty traffic
- Queuing analysis of shared-buffer ATM switches with grouped output channels
This page was built for publication: Discrete-time queueing models with feedback for input-buffered ATM switches
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3122398)