A Simulation Methodology to Study Input Buffering in ATM Switches

DOI10.1177/003754979907200503MaRDI QIDQ4420078zbMATH OpenOpenAlexFDO

Authors

Publication date 1999

Published in SIMULATION (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1177/003754979907200503

zbMATH Keywords

Asynchronous Transfer Mode switcheshigh-speed networking

Mathematics Subject Classification ID

Recommendations

• Performance improvement of dynamic buffered ATM switch
• Discrete-time queueing models with feedback for input-buffered ATM switches
• Performance evaluation of multiple input-queued ATM switches with PIM scheduling under bursty traffic
• scientific article; zbMATH DE number 1560258
• Parallel simulation of ATM switches using relaxation

Cites work

• Bandwidth allocation and call admission control in ATM networks

Cited in

(5)

• Cell-level/call-level ATM switch simulator
• Performance improvement of dynamic buffered ATM switch
• ATM simulation with CLASS
• scientific article; zbMATH DE number 19787 (Why is no real title available?)
• Analysis of the input to a buffer storage in front of a packet switch

Describes a project that uses

Uses Software

• STL

This page was built for publication: A Simulation Methodology to Study Input Buffering in ATM Switches

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4420078)