Parallel simulation of ATM switches using relaxation

DOI10.1016/S0166-5316(00)00007-9MaRDI QIDQ4779350zbMATH OpenOpenAlexFDO

Authors A. S. McGough, I. Mitrani

Publication date 24 June 2003

Published in Performance Evaluation (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/s0166-5316(00)00007-9

zbMATH Keywords

performance

Mathematics Subject Classification ID

Network design and communication in computer systems (68M10)

Recommendations

• scientific article; zbMATH DE number 1560258
• Synchronous relaxation for parallel simulations with applications to circuit-switched networks
• Simulation of a Multicast ATM Switch for High-Speed Networks
• A batch-type time-true ATM-network simulator?design for parallel processing
• A hybrid technique for accelerated simulation of ATM networks and network elements

Cited in

(7)

• On the parallel simulation of fixed channel allocation algorithms
• Parallel trace-driven simulation of packet-switched multiplexer under priority scheduling policy
• Parallel simulation of statistical multiplexers
• A hybrid technique for accelerated simulation of ATM networks and network elements
• scientific article; zbMATH DE number 1560258 (Why is no real title available?)
• A batch-type time-true ATM-network simulator?design for parallel processing
• A Simulation Methodology to Study Input Buffering in ATM Switches

This page was built for publication: Parallel simulation of ATM switches using relaxation

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4779350)