Dries Vercaemer

From MaRDI portal



List of research outcomes

This list is not complete and representing at the moment only items from zbMATH Open and arXiv. We are working on additional sources - please check back here soon!

PublicationDate of PublicationType
Analyzing the Effect of Clock Jitter on Self-Oscillating Sigma Delta Modulators
IEEE Transactions on Circuits and Systems I: Regular Papers
2021-08-26Paper
Low-Pass Filtering SC-DAC for Reduced Jitter and Slewing Requirements on CTSDMs
IEEE Transactions on Circuits and Systems I: Regular Papers
2021-08-26Paper


Research outcomes over time


This page was built for person: Dries Vercaemer