Efficient hardware accelerator for AEGIS-128 authenticated encryption

DOI10.1007/978-3-319-16745-9_21MaRDI QIDQ3454596zbMATH OpenOpenAlexFDO

Authors D. Bhattacharjee, A. Chattopadhyay

Publication date 25 November 2015

Published in Information Security and Cryptology (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/978-3-319-16745-9_21

Mathematics Subject Classification ID

Cryptography (94A60) Authentication, digital signatures and secret sharing (94A62)

Recommendations

• AEZ: anything-but eazy in hardware
• AEGIS: a fast authenticated encryption algorithm
• ALE: AES-based lightweight authenticated encryption
• Looting the LUTs: FPGA optimization of AES and AES-like ciphers for authenticated encryption
• ICEPOLE: High-Speed, Hardware-Oriented Authenticated Encryption

Cited in

(4)

• High Speed Implementation of Authenticated Encryption for the MSP430X Microcontroller
• AEGIS: a fast authenticated encryption algorithm
• AEZ: anything-but eazy in hardware
• ICEPOLE: High-Speed, Hardware-Oriented Authenticated Encryption

This page was built for publication: Efficient hardware accelerator for AEGIS-128 authenticated encryption

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3454596)