ICEPOLE: High-Speed, Hardware-Oriented Authenticated Encryption

DOI10.1007/978-3-662-44709-3_22zbMATH Open1396.94092OpenAlexW1552079389WikidataQ131317854 ScholiaQ131317854MaRDI QIDQ5265089FDOQ5265089

Authors: Paweł Morawiecki, Kris Gaj, Ekawat Homsirikamol, Krystian Matusiewicz, Josef Pieprzyk, Marcin Rogawski, Marian Srebrny, M. Wójcik 

Publication date: 21 July 2015

Published in: Advanced Information Systems Engineering (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/978-3-662-44709-3_22

Recommendations

• Fast Software Encryption
• Efficient hardware accelerator for AEGIS-128 authenticated encryption
• AEGIS: a fast authenticated encryption algorithm
• Differential-linear cryptanalysis of ICEPOLE
• Accelerating Fully Homomorphic Encryption in Hardware
• High-Performance Interface Architectures for Cryptographic Hardware
• The design of the ICE encryption algorithm
• Helix: fast encryption and authentication in a single cryptographic primitive.
• scientific article; zbMATH DE number 1304287

zbMATH Keywords

authenticated encryption schemeauthenticated cipherICEPOLE

Mathematics Subject Classification ID

Cryptography (94A60) Authentication, digital signatures and secret sharing (94A62)

Cited In (8)

• Differential-linear cryptanalysis revisited
• Sp-AELM: sponge based authenticated encryption scheme for memory constrained devices
• Beyond conventional security in sponge-based authenticated encryption modes
• Forgery Attacks on Round-Reduced ICEPOLE-128
• Helix: fast encryption and authentication in a single cryptographic primitive.
• Optimizing S-Box Implementations for Several Criteria Using SAT Solvers
• On the construction of hardware-friendly \(4\times4\) and \(5\times5\) S-boxes
• Efficient hardware accelerator for AEGIS-128 authenticated encryption

This page was built for publication: ICEPOLE: High-Speed, Hardware-Oriented Authenticated Encryption

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5265089)