Efficient signal processing on a VLSI array

DOI10.1109/31.7570MaRDI QIDQ3804626zbMATH OpenOpenAlexFDO

Authors V. K. Prasanna Kumar, Sarma Sastry

Publication date 1988

Published in IEEE Transactions on Circuits and Systems (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/31.7570

zbMATH Keywords

efficient parallel algorithms on a VLSI arraysignal and image processing tasks

Mathematics Subject Classification ID

Communication, information (94A99)

Recommendations

• scientific article; zbMATH DE number 41773
• scientific article; zbMATH DE number 3959293
• A systolic array with applications to image processing and wire-routing in VLSI circuits
• Systolic algorithms for digital image filtering
• scientific article; zbMATH DE number 4131665

Cited in

(9)

• Efficient VLSI array processing structures for adaptive quadratic digital filters
• VLSI array processors' block implementation of IIR digital filters
• Parallel algorithms for vector median filtering
• scientific article; zbMATH DE number 5885217 (Why is no real title available?)
• scientific article; zbMATH DE number 4023205 (Why is no real title available?)
• scientific article; zbMATH DE number 41773 (Why is no real title available?)
• VLSI implementations of number theoretic techniques in signal processing
• Semiparallel rank order filtering in analog VLSI
• VLSI implementation of area-efficient truncated modified booth multiplier for signal processing applications

This page was built for publication: Efficient signal processing on a VLSI array

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3804626)