A systolic array with applications to image processing and wire-routing in VLSI circuits

DOI10.1016/S0167-8191(05)80020-1MaRDI QIDQ757007zbMATH OpenOpenAlexFDO

Authors D. Kharzeev

Publication date 1991

Published in Parallel Computing (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/s0167-8191(05)80020-1

zbMATH Keywords

image processingmorphologycircuit layout

Mathematics Subject Classification ID

Circuits, networks (94C99) Computing methodologies for image processing (68U10) General theory of computer systems (68M01)

Recommendations

• Systolic algorithms for digital image filtering
• scientific article; zbMATH DE number 3988691
• scientific article; zbMATH DE number 4111978
• The Design of Optimal Systolic Arrays
• A programmable systolic device for image processing based on mathematical morphology

Cited in

(23)

• Deterministic parallel processing
• Efficient signal processing on a VLSI array
• A Systematically Designed Binary Array Processor
• Area time trade-offs in micro-grain VLSI array architectures
• scientific article; zbMATH DE number 3919827 (Why is no real title available?)
• A bit-level systolic array for digital contour smoothing
• scientific article; zbMATH DE number 4037717 (Why is no real title available?)
• A VLSI systolic architecture for solving DBT-transformed fuzzy clustering problems of arbitrary size
• A programmable systolic device for image processing based on mathematical morphology
• An integrated approach to the design of processor arrays with systolic organization of computations
• Polymorphic arrays: A novel VLSI layout for systolic computers
• scientific article; zbMATH DE number 2079654 (Why is no real title available?)
• scientific article; zbMATH DE number 4023205 (Why is no real title available?)
• On the implementation of acousto-optic cells for a “rotating” and “folding” algorithm systolization
• Systolic architectures for vector quantization
• A systolic LRU processor and its top-down development
• Computing correlation and convolution on bidirectional linear systolic array
• Automatic design and partitioning of systolic/wavefront arrays for VLSI
• Megacell machine
• 2D processor array structures for convolution
• Computational Science - ICCS 2004
• scientific article; zbMATH DE number 2237506 (Why is no real title available?)
• scientific article; zbMATH DE number 41773 (Why is no real title available?)

This page was built for publication: A systolic array with applications to image processing and wire-routing in VLSI circuits

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q757007)