Deterministic parallel processing

DOI10.1007/S10766-006-0019-9zbMATH Open1102.68421OpenAlexW2049558311MaRDI QIDQ2431848FDOQ2431848

Authors: Gajinder Panesar, Daniel Towner, A. W. G. Duller, Alan Gray, Will Robbins 

Publication date: 24 October 2006

Published in: International Journal of Parallel Programming (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/s10766-006-0019-9

Recommendations

• A parallel dynamically reconfigurable architecture designed for flexible application-tailored hardware/software systems in future mobile communication
• scientific article; zbMATH DE number 1751875
• PACT XPP -- a self-reconfigurable data processing architecture
• A systolic array with applications to image processing and wire-routing in VLSI circuits
• Evolution of MPP SoC architecture techniques

zbMATH Keywords

wirelessinterconnectDeterministichetrogeneous

Mathematics Subject Classification ID

Computer system organization (68M99)

This page was built for publication: Deterministic parallel processing

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2431848)