Parallel and real-time issues for chip area inter-networks.

MaRDI QIDQ4534691zbMATH OpenFDO

Authors Gordon Brebner

Publication date 2001

zbMATH Keywords

chip architecturesChip Area Inter-Network

Mathematics Subject Classification ID

Computer system organization (68M99) Computing methodologies and applications (68U99)

Recommendations

• scientific article; zbMATH DE number 1893823
• scientific article; zbMATH DE number 1241032
• scientific article; zbMATH DE number 2090659
• The Chip Is the Network: Toward a Science of Network-on-Chip Design
• scientific article; zbMATH DE number 2195754

Cited in

(1)

• Deterministic parallel processing

This page was built for publication: Parallel and real-time issues for chip area inter-networks.

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4534691)