PACT XPP -- a self-reconfigurable data processing architecture

DOI10.1023/A:1024499601571MaRDI QIDQ1425014zbMATH OpenOpenAlexFDO

Authors D. Massart

Publication date 15 March 2004

Published in The Journal of Supercomputing (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1023/a:1024499601571

zbMATH Keywords

adaptive computingpartial reconfigurationreconfigurable processorrun-time reconfigurationXPP

Mathematics Subject Classification ID

Computer system organization (68M99)

Recommendations

• Cryptographic Hardware and Embedded Systems - CHES 2004
• A coarse-grained reconfigurable computing architecture with loop self-pipelining
• PAnDA: A Reconfigurable Architecture that Adapts to Physical Substrate Variations

Cited in

(6)

• A coarse-grained reconfigurable computing architecture with loop self-pipelining
• Deterministic parallel processing
• scientific article; zbMATH DE number 1941139 (Why is no real title available?)
• scientific article; zbMATH DE number 2090632 (Why is no real title available?)
• Dynamically reconfigurable dataflow architecture for high-performance digital signal processing on multi-FPGA platforms.
• Evolution of MPP SoC architecture techniques

This page was built for publication: PACT XPP -- a self-reconfigurable data processing architecture

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1425014)