scientific article; zbMATH DE number 2079654

zbMATH Open1043.68857MaRDI QIDQ4471689FDOQ4471689

Authors: Marcus Bednara, Frank Hannig, Jürgen Teich 

Publication date: 30 July 2004

Full work available at URL: http://link.springer.de/link/service/series/0558/bibs/2268/22680154.htm

Title of this publication is not available (Why is that?)

Recommendations

• Automatic synthesis of FPGA processor arrays from loop algorithms
• Efficient processor arrays for the implementation of the generalised predictive-control algorithm
• scientific article; zbMATH DE number 2086798
• scientific article; zbMATH DE number 125178
• A systolic array with applications to image processing and wire-routing in VLSI circuits

Mathematics Subject Classification ID

Computing methodologies and applications (68U99) Mathematical problems of computer architecture (68M07)

Cited In (1)

• Title not available (Why is that?)

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4471689)