Efficient technology mapping method for PAL-based devices

DOI10.1007/978-3-642-17545-9_6MaRDI QIDQ3020454zbMATH OpenOpenAlexFDO

Authors Dariusz Kania

Publication date 4 August 2011

Published in Design of Digital Systems and Devices (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/978-3-642-17545-9_6

Mathematics Subject Classification ID

Recommendations

• Decomposition-based logic synthesis for PAL-based CPLDs
• A survey of DA techniques for PLD and FPGA based systems
• Synthesis of finite state machines for CPLDs
• scientific article; zbMATH DE number 910731
• Finite state machine logic synthesis for complex programmable logic devices

This page was built for publication: Efficient technology mapping method for PAL-based devices

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3020454)