Error-free algorithm and architecture of radix-10 logarithmic converter

DOI10.1016/J.COMPELECENG.2010.03.009MaRDI QIDQ612763zbMATH OpenOpenAlexFDO

Authors Ramin Tajallipour, Khan Wahid

Publication date 29 December 2010

Published in Computers and Electrical Engineering (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/j.compeleceng.2010.03.009

zbMATH Keywords

algorithmradix-10 logarithm

Mathematics Subject Classification ID

Radix representation; digital problems (11A63) Mathematical problems of computer architecture (68M07)

Recommendations

• A novel decimal logarithmic converter based on first-order polynomial approximation
• Method of binary log-antilog evaluation in hardware for fast arithmetic- logical units. I
• Table-driven implementation of the logarithm function in IEEE floating-point arithmetic
• On the fast generation of base-k logarithm
• An iterative method for improving decimal calculations on computers

Cited in

(6)

• Method of binary log-antilog evaluation in hardware for fast arithmetic- logical units. I
• Error analysis of the Kmetz/Maenner algorithm
• A Low-Error, Cost-Efficient Design Procedure for Evaluating Logarithms to Be Used in a Logarithmic Arithmetic Processor
• On the fast generation of base-k logarithm
• A novel decimal logarithmic converter based on first-order polynomial approximation
• A study of decimal left shifters for binary numbers

This page was built for publication: Error-free algorithm and architecture of radix-10 logarithmic converter

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q612763)