Method of binary log-antilog evaluation in hardware for fast arithmetic- logical units. I

MaRDI QIDQ1069666zbMATH OpenFDO

Authors G. G. Asatiani, O. G. Smorodinova, V. G. Chachanidze

Publication date 1985

Published in Automation and Remote Control (Search for Journal in Brave)

zbMATH Keywords

error estimatesfast arithmetic-logical unitslogarithmic function

Mathematics Subject Classification ID

Computation of special functions and constants, construction of tables (65D20) Exponential and trigonometric functions (33B10)

Recommendations

• On the fast generation of base-k logarithm
• Fast evaluation of the elementary functions in single precision
• Table driven Newton scheme for high precision logarithm generation
• Error-free algorithm and architecture of radix-10 logarithmic converter
• A novel decimal logarithmic converter based on first-order polynomial approximation

Cited in

(10)

• Division using a logarithmic-exponential transform to form a short reciprocal
• On the fast generation of base-k logarithm
• A novel decimal logarithmic converter based on first-order polynomial approximation
• Interleaved memory function interpolators with application to an accurate LNS arithmetic unit
• scientific article; zbMATH DE number 7310208 (Why is no real title available?)
• Error-free algorithm and architecture of radix-10 logarithmic converter
• Table driven Newton scheme for high precision logarithm generation
• Error analysis of the Kmetz/Maenner algorithm
• A Low-Error, Cost-Efficient Design Procedure for Evaluating Logarithms to Be Used in a Logarithmic Arithmetic Processor
• A more accurate Briggs method for the logarithm

This page was built for publication: Method of binary log-antilog evaluation in hardware for fast arithmetic- logical units. I

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1069666)