Interleaved memory function interpolators with application to an accurate LNS arithmetic unit

DOI10.1109/12.295859MaRDI QIDQ4419752zbMATH OpenOpenAlexFDO

Authors D. M. Lewis

Publication date 1994

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/12.295859

zbMATH Keywords

computer arithmeticfloating point arithmetic

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07)

Recommendations

• Method of binary log-antilog evaluation in hardware for fast arithmetic- logical units. I
• scientific article; zbMATH DE number 5997400
• scientific article; zbMATH DE number 1941115
• Publication:5751838
• Hardware designs for exactly rounded elementary functions

Cited in

(1)

• A vector-efficient and memory-saving interpolation algorithm for PIC codes on a Cray X-MP

This page was built for publication: Interleaved memory function interpolators with application to an accurate LNS arithmetic unit

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4419752)