Error Tolerant Design of Multivalued Logic Functions

DOI10.1109/TC.1982.1676039MaRDI QIDQ3944513zbMATH OpenOpenAlexFDO

Authors William A. Porter

Publication date 1982

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tc.1982.1676039

zbMATH Keywords

error tolerancemultivalued logicpolylogicstatistical designswitching functions

Mathematics Subject Classification ID

Recommendations

• Introducing fault-tolerance to multiple-valued logic with error-correcting decision diagrams
• A multiple-valued logic approach to the design and verification of hardware circuits
• Conquering uncertainty in multiple-valued logic design
• scientific article; zbMATH DE number 54273
• Invited paper On multivalued logic design using exact integral calculus
• scientific article; zbMATH DE number 7300395
• New structures of the concurrent error detection systems for logic circuits

Cited in

(6)

• Neural network training enhancement
• scientific article; zbMATH DE number 3918274 (Why is no real title available?)
• scientific article; zbMATH DE number 4023203 (Why is no real title available?)
• An Algebraic Method for Designing Multivalued Logic Circuits using Principally Binary Components
• Introducing fault-tolerance to multiple-valued logic with error-correcting decision diagrams
• P-functions-ternary logic functions capable of correcting input failures and suitable for treating ambiguities

This page was built for publication: Error Tolerant Design of Multivalued Logic Functions

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3944513)