Evaluation of CORDIC algorithms for FPGA design

DOI10.1023/A:1020205217934MaRDI QIDQ1851098zbMATH OpenFDO

Authors J. Valls, Martin Kuhlmann, Keshab K. Parhi

Publication date 15 December 2002

Published in Journal of VLSI signal processing systems for signal, image and video technology (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1023/A:1020205217934

zbMATH Keywords

CORDICFPGAredundant arithmetictwo's complement

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07)

Recommendations

• The differential CORDIC algorithm: Constant scale factor redundant implementation without correcting iterations
• Design of a pipelined radix 4 CORDIC processor
• High-speed CORDIC based on an overlapped architecture and a novel \(\sigma\)-prediction method
• scientific article; zbMATH DE number 922639
• Householder CORDIC algorithms

Cited in

(4)

• Optimization and implementation of scaling-free CORDIC-based direct digital frequency synthesizer for body care area network systems
• The differential CORDIC algorithm: Constant scale factor redundant implementation without correcting iterations
• scientific article; zbMATH DE number 1844677 (Why is no real title available?)
• A VLSI architecture of the square root algorithm for V-BLAST detection

Describes a project that uses

Uses Software

• P-CORDIC

This page was built for publication: Evaluation of CORDIC algorithms for FPGA design

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1851098)