FPGA based multi-tier artificial neural network processor for firewall implementation

MaRDI QIDQ3182327zbMATH OpenFDO

Authors Vinod G. Shelake, Santosh A. Shinde, Rajanish K. Kamat

Publication date 8 October 2009

zbMATH Keywords

artificial neural networkback propagation algorithmentropyfirewallHandel Cintrusion detection

Mathematics Subject Classification ID

Theory of programming languages (68N15) Learning and adaptive systems in artificial intelligence (68T05)

Recommendations

• scientific article; zbMATH DE number 1748490
• NNGen: a powerful tool for the implementation of artificial neural networks on a chip
• Analysis of neural network training and cost functions impact on the accuracy of IDS and SIEM Systems
• scientific article; zbMATH DE number 1843041
• Implementation of floating point arithmetics using an FPGA

Describes a project that uses

Uses Software

• Handel-C

This page was built for publication: FPGA based multi-tier artificial neural network processor for firewall implementation

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3182327)