Implementation of floating point arithmetics using an FPGA

DOI10.1007/978-1-4020-5678-9_39MaRDI QIDQ5433993zbMATH OpenOpenAlexFDO

Authors Suhap Sahin, Adnan Kavak, Yasar Bercerikli, H. Engin Demiray

Publication date 9 January 2008

Published in Mathematical Methods in Engineering (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/978-1-4020-5678-9_39

zbMATH Keywords

artificial neural networksfield programmable gatearraysfloating point arithmetic

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07)

Recommendations

• Novel optimizations for hardware floating-point units in a modern FPGA architecture
• FPGA neural network implementation for real time control
• scientific article; zbMATH DE number 1751924
• Series expansion based efficient architectures for double precision floating point division
• Guide to FPGA implementation of arithmetic functions

Cited in

(7)

• FPGA based multi-tier artificial neural network processor for firewall implementation
• Guide to FPGA implementation of arithmetic functions
• Novel optimizations for hardware floating-point units in a modern FPGA architecture
• On the design of IEEE compliant floating point units
• Low-Cost Binary128 Floating-Point FMA Unit Design with SIMD Support
• FPGA neural network implementation for real time control
• Series expansion based efficient architectures for double precision floating point division

This page was built for publication: Implementation of floating point arithmetics using an FPGA

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5433993)