Implementation of floating point arithmetics using an FPGA (Q5433993)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Implementation of floating point arithmetics using an FPGA |
scientific article; zbMATH DE number 5224852
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Implementation of floating point arithmetics using an FPGA |
scientific article; zbMATH DE number 5224852 |
Statements
Implementation of floating point arithmetics using an FPGA (English)
0 references
9 January 2008
0 references
artificial neural networks
0 references
field programmable gatearrays
0 references
floating point arithmetic
0 references
0.7240788340568542
0 references
0.703737735748291
0 references
0.6941136717796326
0 references
