Series expansion based efficient architectures for double precision floating point division (Q736327)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Series expansion based efficient architectures for double precision floating point division |
scientific article; zbMATH DE number 6608910
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Series expansion based efficient architectures for double precision floating point division |
scientific article; zbMATH DE number 6608910 |
Statements
Series expansion based efficient architectures for double precision floating point division (English)
0 references
3 August 2016
0 references
floating point arithmetic
0 references
division
0 references
partial block multiplication
0 references
Taylor series expansion
0 references
Karatsuba method
0 references
accuracy
0 references
arithmetic
0 references
FPGA
0 references
0.703737735748291
0 references
0.6864013671875
0 references
0.6825940012931824
0 references
