FPGA implementation of an improved Turbo decoding algorithm

From MaRDI portal














This page was built for publication: FPGA implementation of an improved Turbo decoding algorithm

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4980557)