CAVLC coding algorithm and FPGA realization of high-speed entropy encoder

DOI10.3724/SP.J.1087.2008.01350MaRDI QIDQ3644080zbMATH OpenOpenAlexFDO

Authors

Publication date 10 November 2009

Published in Journal of Computer Applications (Search for Journal in Brave)

Full work available at URL https://doi.org/10.3724/sp.j.1087.2008.01350

zbMATH Keywords

context-based adaptive variable-length coding (CAVLC)encoderentropy codingFPGAH.264/AVC

Mathematics Subject Classification ID

Parallel algorithms in computer science (68W10) Source coding (94A29)

Recommendations

• scientific article; zbMATH DE number 1844687
• A high performance EBCOT coding and its VLSI architecture
• FPGA implementation of an improved Turbo decoding algorithm
• A Low Complexity-High Throughput QC-LDPC Encoder
• Code construction and FPGA implementation of a low-error-floor multi-rate low-density Parity-check code decoder
• A fast encoding method for lattice codes and quantizers

Cited in

(3)

• Research on context-based adaptive binary arithmetic coding
• VLSI design for video coding. H.264/AVC encoding from standard specification to chip.
• Entropy-based fast largest coding unit partition algorithm in high-efficiency video coding

This page was built for publication: CAVLC coding algorithm and FPGA realization of high-speed entropy encoder

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3644080)