Flexible reference trace reduction for VM simulations

DOI10.1145/778553.778554MaRDI QIDQ4564826zbMATH OpenOpenAlexFDO

Authors

Publication date 12 June 2018

Published in ACM Transactions on Modeling and Computer Simulation (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1145/778553.778554

zbMATH Keywords

cache hierarchieslocalityreference tracestrace compressiontrace reduction

Mathematics Subject Classification ID

Information storage and retrieval of data (68P20)

Recommendations

• Efficient virtual machine support of runtime structural reflection
• Optimizing the Performance of Virtual Machine Synchronization for Fault Tolerance

Cited in

(6)

• Engineering efficient paging algorithms
• Efficient stack simulation for set-associative virtual address caches with real tags
• {\textsc{FastSlim}}: prefetch-safe trace reduction for I/O cache simulation
• scientific article; zbMATH DE number 2090627 (Why is no real title available?)
• The optimal structure of algorithms for \(\alpha\)-paging
• Outperforming LRU via competitive analysis on parametrized inputs for paging

This page was built for publication: Flexible reference trace reduction for VM simulations

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4564826)