{\textsc{FastSlim}}: prefetch-safe trace reduction for I/O cache simulation

DOI10.1145/384169.384170MaRDI QIDQ4564805zbMATH OpenOpenAlexFDO

Authors Wei Jin, Xiaobai Sun, Jeffrey S. Chase

Publication date 12 June 2018

Published in ACM Transactions on Modeling and Computer Simulation (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1145/384169.384170

zbMATH Keywords

file cachingI/O architecturesoperating systemsperformance evaluationprefetchingtrace reductiontrace-driven simulationvirtual memory

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Theory of operating systems (68N25) Information storage and retrieval of data (68P20)

Recommendations

• Flexible reference trace reduction for VM simulations
• Near-Optimal Parallel Prefetching and Caching
• Optimal Prediction for Prefetching in the Worst Case
• scientific article; zbMATH DE number 1419218
• Real-time integrated prefetching and caching

Cited in

(2)

• SMA: A self-monitored adaptive cache warm-up scheme for microprocessor simulation
• scientific article; zbMATH DE number 2090627 (Why is no real title available?)

This page was built for publication: {\textsc{FastSlim}}: prefetch-safe trace reduction for I/O cache simulation

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4564805)