Formal design and verification of real-time embedded software

DOI10.1007/978-3-540-30477-7_26MaRDI QIDQ5464052zbMATH OpenOpenAlexFDO

Authors Pao-Ann Hsiung, Shangwei Lin

Publication date 17 August 2005

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/b102225

zbMATH Keywords

application frameworkcode generationformal synthesisformal verificationreal-time embedded softwareschedulingsoftware componentsUML modeling

Mathematics Subject Classification ID

Theory of software (68N99)

Recommendations

• Schedule verification and synthesis for embedded real-time components
• Formal synthesis of real-time embedded software by time-memory scheduling of colored time Petri nets
• Runtime verification of embedded real-time systems
• An end-to-end methodology for building embedded systems
• Formal methods in designing embedded systems -- the SACRES experience

Cited in

(8)

• A verification-driven framework for iterative design of controllers
• A coverification framework
• A formal framework for optimizing the design of distributed real-time embedded systems.
• Verification and Integration of Real-Time Control Software
• VEST -- a toolset for constructing and analyzing component based embedded systems
• scientific article; zbMATH DE number 1519894 (Why is no real title available?)
• Runtime verification of embedded real-time systems
• An engineering process for the verification of real-time systems

Describes a project that uses

Uses Software

• TIMES

This page was built for publication: Formal design and verification of real-time embedded software

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5464052)