Formal design of cache memory protocols in IBM

DOI10.1023/A:1022921522163MaRDI QIDQ1870225zbMATH OpenOpenAlexFDO

Authors Steven M. German

Publication date 11 May 2003

Published in Formal Methods in System Design (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1023/a:1022921522163

zbMATH Keywords

protocol verificationcache memory protocolformal design of hardwareMurphi verifier

Mathematics Subject Classification ID

Network protocols (68M12)

Recommendations

• scientific article; zbMATH DE number 177526
• System design of a CC-NUMA multiprocessor architecture using formal specification, model-checking, co-simulation, and test generation
• scientific article; zbMATH DE number 177247
• scientific article; zbMATH DE number 1324641
• scientific article; zbMATH DE number 1830911

Cited in

(5)

• Efficient methods for formally verifying safety properties of hierarchical cache coherence protocols
• scientific article; zbMATH DE number 1852168 (Why is no real title available?)
• scientific article; zbMATH DE number 177247 (Why is no real title available?)
• scientific article; zbMATH DE number 177526 (Why is no real title available?)
• System design of a CC-NUMA multiprocessor architecture using formal specification, model-checking, co-simulation, and test generation

This page was built for publication: Formal design of cache memory protocols in IBM

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1870225)