Formally analyzed dynamic synthesis of hardware

DOI10.1023/A:1011132326153MaRDI QIDQ5945699zbMATH OpenOpenAlexFDO

Authors Kong Woei Susanto, Tom Melham

Publication date 22 July 2002

Published in The Journal of Supercomputing (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1023/a:1011132326153

zbMATH Keywords

dynamic hardware reconfigurationformal verification

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Computer system organization (68M99)

Recommendations

• Correct Hardware Design and Verification Methods
• scientific article; zbMATH DE number 1400095
• scientific article; zbMATH DE number 1507239
• A study about the efficiency of formal high-level synthesis applied to verification
• Formal verification for high-assurance behavioral synthesis

Cited in

(8)

• High-level synthesis by dynamic ant
• Formalization of Data Flow Computing and a Coinductive Approach to Verifying Flowware Synthesis
• Formal verification for high-assurance behavioral synthesis
• scientific article; zbMATH DE number 3902029 (Why is no real title available?)
• scientific article; zbMATH DE number 1941153 (Why is no real title available?)
• scientific article; zbMATH DE number 2079646 (Why is no real title available?)
• Correct Hardware Design and Verification Methods
• An approach to the specification and verification of a hardware compilation scheme

This page was built for publication: Formally analyzed dynamic synthesis of hardware

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5945699)