High-Speed Pipelined Hardware Architecture for Galois Counter Mode

DOI10.1007/978-3-540-75496-1_8MaRDI QIDQ3507871zbMATH OpenOpenAlexFDO

Authors Akashi Satoh, Takeshi Sugawara, Takafumi Aoki

Publication date 24 June 2008

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/978-3-540-75496-1_8

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Data encryption (aspects in computer science) (68P25)

Recommendations

• Progress in Cryptology - INDOCRYPT 2004
• The Security and Performance of “GCM” when Short Multiplications Are Used Instead
• Efficient implementation of the Galois counter mode using a carry-less multiplier and a fast reduction algorithm
• Implementing GCM on ARMv8
• Faster and Timing-Attack Resistant AES-GCM

This page was built for publication: High-Speed Pipelined Hardware Architecture for Galois Counter Mode

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3507871)