Implementation of RNS-based distributed arithmetic discrete wavelet transform architectures using field-programmable logic

DOI10.1023/A:1021158221825MaRDI QIDQ1405481zbMATH OpenFDO

Authors D. Massart

Publication date 25 August 2003

Published in Journal of VLSI signal processing systems for signal, image and video technology (Search for Journal in Brave)

zbMATH Keywords

residue number systemdiscrete wavelet transformdigital signal processingdistributed arithmeticfield-programmable logic

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07)

Recommendations

• Design and implementation of high-performance RNS wavelet processors using custom IC technologies
• Implementation of a communications channelizer using FPGAs and RNS arithmetic
• A distributed arithmetic and polyphase decomposition FPGA implementation of the discrete wavelet transform
• scientific article; zbMATH DE number 1941100
• scientific article; zbMATH DE number 2147271

Cited in

(8)

• scientific article; zbMATH DE number 1941126 (Why is no real title available?)
• Design and implementation of high-performance RNS wavelet processors using custom IC technologies
• A low-power two-digit multi-dimensional logarithmic number system filterbank architecture for a digital hearing aid
• RNS architectures for the implementation of the `diagonal function'
• A distributed arithmetic and polyphase decomposition FPGA implementation of the discrete wavelet transform
• A modular approach to the computation of convolution sum using distributed arithmetic principles
• Implementation of a communications channelizer using FPGAs and RNS arithmetic
• scientific article; zbMATH DE number 1941100 (Why is no real title available?)

This page was built for publication: Implementation of RNS-based distributed arithmetic discrete wavelet transform architectures using field-programmable logic

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1405481)