A high level power model for network-on-chip (NoC) router (Q1040941)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A high level power model for network-on-chip (NoC) router |
scientific article; zbMATH DE number 5639623
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | A high level power model for network-on-chip (NoC) router |
scientific article; zbMATH DE number 5639623 |
Statements
A high level power model for network-on-chip (NoC) router (English)
0 references
27 November 2009
0 references
multi-processor system-on-chip
0 references
network-on-chip
0 references
interconnection network
0 references
power model
0 references
0.7297102212905884
0 references
0.7086886763572693
0 references
0.6944077014923096
0 references
0.6935028433799744
0 references
