Tight chip area lower bounds for discrete Fourier and Walsh-Hadamard transformations (Q1071504)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Tight chip area lower bounds for discrete Fourier and Walsh-Hadamard transformations |
scientific article; zbMATH DE number 3940718
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Tight chip area lower bounds for discrete Fourier and Walsh-Hadamard transformations |
scientific article; zbMATH DE number 3940718 |
Statements
Tight chip area lower bounds for discrete Fourier and Walsh-Hadamard transformations (English)
0 references
1985
0 references
We prove tight linear lower bounds on the area of VLSI circuits for the problems of discrete Fourier and Walsh-Hadamard transformations of n k- bit elements.
0 references
discrete Fourier transform
0 references
discrete Walsh-Hadamard transform
0 references
complexity
0 references
DFT
0 references
DWHT
0 references
VLSI
0 references
area of VLSI circuits
0 references
