Processor array synthesis from shift-variant deep nested Do loops (Q1402301)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 1967866
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Processor array synthesis from shift-variant deep nested Do loops |
scientific article; zbMATH DE number 1967866 |
Statements
Processor array synthesis from shift-variant deep nested Do loops (English)
0 references
20 August 2003
0 references
reconfigurable computing
0 references
FPGA
0 references
nested loop
0 references
systolic mapping
0 references
motion estimation
0 references
0.7747508883476257
0 references
0.7325810790061951
0 references
0.7080439329147339
0 references
