Efficient mapping of pre-synthesized IP-cores onto dynamically reconfigurable array architectures (Q4786181)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 1844678
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Efficient mapping of pre-synthesized IP-cores onto dynamically reconfigurable array architectures |
scientific article; zbMATH DE number 1844678 |
Statements
12 December 2002
0 references
0.739128828048706
0 references
0.7299490571022034
0 references
0.7256878018379211
0 references
0.7093114256858826
0 references
Efficient mapping of pre-synthesized IP-cores onto dynamically reconfigurable array architectures (English)
0 references
