Gate elimination: circuit size lower bounds and \#SAT upper bounds (Q1704573)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Gate elimination: circuit size lower bounds and \#SAT upper bounds |
scientific article; zbMATH DE number 6848999
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Gate elimination: circuit size lower bounds and \#SAT upper bounds |
scientific article; zbMATH DE number 6848999 |
Statements
Gate elimination: circuit size lower bounds and \#SAT upper bounds (English)
0 references
12 March 2018
0 references
circuit complexity
0 references
lower bounds
0 references
exponential time algorithms
0 references
satisfiability
0 references
0 references
0 references
0 references
0 references
0 references
0 references
0 references
0 references
0.9789345860481262
0 references
0.8264631032943726
0 references
0.8216400742530823
0 references
0.8108144998550415
0 references
0.808893620967865
0 references
