Looting the LUTs: FPGA optimization of AES and AES-like ciphers for authenticated encryption (Q1746847)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 6864810
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Looting the LUTs: FPGA optimization of AES and AES-like ciphers for authenticated encryption |
scientific article; zbMATH DE number 6864810 |
Statements
Looting the LUTs: FPGA optimization of AES and AES-like ciphers for authenticated encryption (English)
0 references
26 April 2018
0 references
AES
0 references
FPGA
0 references
authenticated encryption
0 references
logic optimization
0 references
technology mapping
0 references
Deoxys
0 references
LED
0 references
0.7544159889221191
0 references
0.7416296601295471
0 references
0.7383195757865906
0 references
0.7362649440765381
0 references
0.7331940531730652
0 references
