An exploration of instruction fetch requirement in out-of-order superscalar processors (Q1859930)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 1872144
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | An exploration of instruction fetch requirement in out-of-order superscalar processors |
scientific article; zbMATH DE number 1872144 |
Statements
An exploration of instruction fetch requirement in out-of-order superscalar processors (English)
0 references
20 February 2003
0 references
out-of-order superscalar processor
0 references
instruction fetch
0 references
two-block ahead branch prediction
0 references
square-root model
0 references
0.83621264
0 references
0.82733905
0 references
0 references
