Systematic synthesis of parallel architectures for the computation of higher order cumulants (Q1978684)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Systematic synthesis of parallel architectures for the computation of higher order cumulants |
scientific article; zbMATH DE number 1454424
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Systematic synthesis of parallel architectures for the computation of higher order cumulants |
scientific article; zbMATH DE number 1454424 |
Statements
Systematic synthesis of parallel architectures for the computation of higher order cumulants (English)
0 references
4 June 2000
0 references
higher order cummulants
0 references
parallel processing
0 references
VLSL architectures
0 references
0.8681085705757141
0 references
0.84987473487854
0 references
0.8207086324691772
0 references
0.8028345704078674
0 references
