Integrating side channel security in the FPGA hardware design flow (Q2106708)

From MaRDI portal
scientific article
Language Label Description Also known as
English
Integrating side channel security in the FPGA hardware design flow
scientific article

    Statements

    Integrating side channel security in the FPGA hardware design flow (English)
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    16 December 2022
    0 references
    0 references
    design automation and tools
    0 references
    FPGA design flow
    0 references
    side channel analysis
    0 references
    0 references
    0 references
    0 references
    0 references