Evaluating the potential for hardware acceleration of four NTRU-based key encapsulation mechanisms using software/hardware codesign (Q2302121)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 7173855
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Evaluating the potential for hardware acceleration of four NTRU-based key encapsulation mechanisms using software/hardware codesign |
scientific article; zbMATH DE number 7173855 |
Statements
Evaluating the potential for hardware acceleration of four NTRU-based key encapsulation mechanisms using software/hardware codesign (English)
0 references
25 February 2020
0 references
software/hardware implementation
0 references
hardware accelerator
0 references
key encapsulation mechanism
0 references
post-quantum cryptography
0 references
NTRU
0 references
system on chip
0 references
programmable logic
0 references
high-level synthesis
0 references
embedded software platforms
0 references
0.826748788356781
0 references
0.7747734189033508
0 references
0.741452157497406
0 references
0.7399309873580933
0 references
0.7386579513549805
0 references
