Evaluating the potential for hardware acceleration of four NTRU-based key encapsulation mechanisms using software/hardware codesign

DOI10.1007/978-3-030-25510-7_2MaRDI QIDQ2302121zbMATH OpenOpenAlexFDO

Authors Farnoud Farahmand, Viet B. Dang, Duc Tri Nguyen, Kris Gaj

Publication date 25 February 2020

Full work available at URL https://doi.org/10.1007/978-3-030-25510-7_2

zbMATH Keywords

embedded software platformshardware acceleratorhigh-level synthesiskey encapsulation mechanismNTRUpost-quantum cryptographyprogrammable logicsoftware/hardware implementationsystem on chip

Mathematics Subject Classification ID

Quantum cryptography (quantum-theoretic aspects) (81P94) Cryptography (94A60)

Recommendations

• High-speed key encapsulation from NTRU
• Faster multiplication in \(\mathbb{Z}_{2^m}[x]\) on Cortex-M4 to speed up NIST PQC candidates
• A monolithic hardware implementation of Kyber: comparing apples to apples in PQC candidates
• Sliding Window Method for NTRU
• Memory-efficient high-speed implementation of Kyber on Cortex-M4

Cited in

(3)

• A monolithic hardware implementation of Kyber: comparing apples to apples in PQC candidates
• High-speed key encapsulation from NTRU
• Hardware acceleration of NTT-based polynomial multiplication in CRYSTALS-Kyber

Describes a project that uses

Uses Software

• NTRU
• Minerva

This page was built for publication: Evaluating the potential for hardware acceleration of four NTRU-based key encapsulation mechanisms using software/hardware codesign

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2302121)