High level synthesis of integrated heterogeneous pipelined processing elements for DSP applications (Q2498249)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: High level synthesis of integrated heterogeneous pipelined processing elements for DSP applications |
scientific article; zbMATH DE number 5046375
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | High level synthesis of integrated heterogeneous pipelined processing elements for DSP applications |
scientific article; zbMATH DE number 5046375 |
Statements
High level synthesis of integrated heterogeneous pipelined processing elements for DSP applications (English)
0 references
15 August 2006
0 references
dataflow graphs
0 references
heterogeneous multiprocessing
0 references
processor assignment
0 references
static scheduling
0 references
rate-optimal scheduling
0 references
0.7606517672538757
0 references
0.7310053110122681
0 references
0.7110022306442261
0 references
