Object recognition system-on-chip using the support vector machines (Q2570534)

From MaRDI portal
!
WARNING

This is the item page for this Wikibase entity, intended for internal use and editing purposes.

scientific article; zbMATH DE number 2220375
Language Label Description Also known as
default for all languages
No label defined
    English
    Object recognition system-on-chip using the support vector machines
    scientific article; zbMATH DE number 2220375

      Statements

      Object recognition system-on-chip using the support vector machines (English)
      0 references
      0 references
      0 references
      0 references
      0 references
      0 references
      28 October 2005
      0 references
      Summary: The first aim of this work is to propose the design of a system-on-chip (SoC) platform dedicated to digital image and signal processing, which is tuned to implement efficiently multiply-and-accumulate (MAC) vector/matrix operations. The second aim of this work is to implement a recent promising neural network method, namely, the support vector machine (SVM) used for real-time object recognition, in order to build a vision machine. With such a reconfigurable and programmable SoC platform, it is possible to implement any SVM function dedicated to any object recognition problem. The final aim is to obtain an automatic reconfiguration of the SoC platform, based on the results of the learning phase on an objects' database, which makes it possible to recognize practically any object without manual programming. Recognition can be of any kind that is from image to signal data. Such a system is a general-purpose automatic classifier. Many applications can be considered as a classification problem, but are usually treated specifically in order to optimize the cost of the implemented solution. The cost of our approach is more important than a dedicated one, but in a near future, hundreds of millions of gates will be common and affordable compared to the design cost. What we are proposing here is a general-purpose classification neural network implemented on a reconfigurable SoC platform. The first version presented here is limited in size and thus in object recognition performances, but can be easily upgraded according to technology improvements.
      0 references
      parallel architecture
      0 references
      pattern recognition
      0 references
      support vector machines
      0 references
      hardware design language
      0 references
      systems-on-programmable-chip and system-on-chip platforms
      0 references

      Identifiers