Ultra high-performance ASIC implementation of SM2 with SPA resistance (Q2801770)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Ultra high-performance ASIC implementation of SM2 with SPA resistance |
scientific article; zbMATH DE number 6572051
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Ultra high-performance ASIC implementation of SM2 with SPA resistance |
scientific article; zbMATH DE number 6572051 |
Statements
Ultra High-Performance ASIC Implementation of SM2 with SPA Resistance (English)
0 references
21 April 2016
0 references
elliptic curve cryptography (ECC)
0 references
SM2
0 references
SPA
0 references
Montgomery Powering Ladder (MPL)
0 references
Mersenne prime
0 references
0.7756441235542297
0 references
0.7645106911659241
0 references
0.7606008052825928
0 references
0.7603800892829895
0 references
