Ultra high-performance ASIC implementation of SM2 with SPA resistance

DOI10.1007/978-3-319-29814-6_17zbMATH Open1384.94113OpenAlexW2472042652MaRDI QIDQ2801770FDOQ2801770

Authors: Dan Zhang, Guo Qiang Bai 

Publication date: 21 April 2016

Published in: Information and Communications Security (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/978-3-319-29814-6_17

Recommendations

• Efficient FPGA design of exception-free generic elliptic curve cryptosystems
• High-performance hardware architecture of elliptic curve cryptography processor over \(\text{GF}(2^{163})\)
• A high speed coprocessor for elliptic curve scalar multiplications over \(\mathbb{F}_p\)
• Efficient hardware implementation of elliptic curve cryptosystems
• scientific article; zbMATH DE number 1941127

zbMATH Keywords

Mersenne primeelliptic curve cryptography (ECC)SM2SPAMontgomery Powering Ladder (MPL)

Mathematics Subject Classification ID

Cryptography (94A60) Applications to coding theory and cryptography of arithmetic geometry (14G50)

Cites Work

• Speeding the Pollard and Elliptic Curve Methods of Factorization
• Title not available (Why is that?)
• Title not available (Why is that?)

This page was built for publication: Ultra high-performance ASIC implementation of SM2 with SPA resistance

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2801770)