Parallel reconfigurable decoder architectures for rotation LDPC codes (Q2854486)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Parallel reconfigurable decoder architectures for rotation LDPC codes |
scientific article; zbMATH DE number 6216573
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Parallel reconfigurable decoder architectures for rotation LDPC codes |
scientific article; zbMATH DE number 6216573 |
Statements
Parallel reconfigurable decoder architectures for rotation LDPC codes (English)
0 references
18 October 2013
0 references
