Parallel reconfigurable decoder architectures for rotation LDPC codes
From MaRDI portal
Publication:2854486
DOI10.1049/IET-COM.2009.0209zbMATH Open1273.94425OpenAlexW1978163801MaRDI QIDQ2854486FDOQ2854486
Authors: Z.-J. Dong, Guang-Zeng Feng 
Publication date: 18 October 2013
Published in: IET Communications (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1049/iet-com.2009.0209
This page was built for publication: Parallel reconfigurable decoder architectures for rotation LDPC codes
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2854486)
