Multiple-Bit Parity-Based Concurrent Fault Detection Architecture for Parallel CRC Computation (Q2985389)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 6716062
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Multiple-Bit Parity-Based Concurrent Fault Detection Architecture for Parallel CRC Computation |
scientific article; zbMATH DE number 6716062 |
Statements
Multiple-Bit Parity-Based Concurrent Fault Detection Architecture for Parallel CRC Computation (English)
0 references
16 May 2017
0 references
0.8855257
0 references
0.84178376
0 references
0.8396153
0 references
0.8342874
0 references
