Design and FPGA Implementation of a Universal Chaotic Signal Generator Based on the Verilog HDL Fixed-Point Algorithm and State Machine Control (Q2986000)

From MaRDI portal
scientific article
Language Label Description Also known as
English
Design and FPGA Implementation of a Universal Chaotic Signal Generator Based on the Verilog HDL Fixed-Point Algorithm and State Machine Control
scientific article

    Statements

    Design and FPGA Implementation of a Universal Chaotic Signal Generator Based on the Verilog HDL Fixed-Point Algorithm and State Machine Control (English)
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    11 May 2017
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    chaotic system
    0 references
    fixed-point algorithm
    0 references
    state machine control
    0 references
    verilog HDL
    0 references
    FPGA implementation
    0 references
    0 references